

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/676,478	09/30/2003	Ali-Reza Adl-Tabatabai	42P17411	7528	
	7590 04/24/200 KOLOFF TAYLOR &	EXAMINER			
12400 WILSHI	RE BOULEVARD	KROFCHECK, MICHAEL C			
SEVENTH FLO LOS ANGELE	OOR S, CA 90025-1030	ART UNIT	PAPER NUMBER		
,	2, 0.170020 1000		2186		
SHORTENED STATUTOR	Y PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE		
3 MO	NTHS	04/24/2007	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary		Application	on No.	Applicant(s)					
		10/676,47	8	ADL-TABATABAI ET AL.					
		Examiner		Art Unit					
		Michael K		2186					
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filled after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).									
Status									
2a)	Responsive to communication(s) filed on 2 This action is FINAL . 2b) Since this application is in condition for alloclosed in accordance with the practice und	This action is nowance except	— on-final. for formal matters, pro		e merits is				
·	Disposition of Claims								
 4) Claim(s) 1-33 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-33 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement. 									
	ion Papers		•						
9) ☐ The specification is objected to by the Examiner. 10) ☑ The drawing(s) filed on 30 September 2003 is/are: a) ☑ accepted or b) ☐ objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.									
Priority under 35 U.S.C. § 119									
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 									
2) Notice 3) Infor	et(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948 mation Disclosure Statement(s) (PTO/SB/08) er No(s)/Mail Date))	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate					

Application/Control Number: 10/676,478 Page 2

Art Unit: 2186

DETAILED ACTION

- 1. This office action is in response to the RCE filed on 2/21/2007.
- 2. Claims 1, 15, 24, and 31 have been amended.
- 3. The objections/rejections from the prior correspondence not restated herein have been withdrawn.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
 - 1. Determining the scope and contents of the prior art.
 - 2. Ascertaining the differences between the prior art and the claims at issue.
 - 3. Resolving the level of ordinary skill in the pertinent art.
 - 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 6. Claims 1-3, 8, 10, 14-17, 21, 23-25, and 31-33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shimoi et al., U.S. Patent 5,652,857 (hereinafter

Application/Control Number: 10/676,478

Art Unit: 2186

Shimoi), Corcoran et al., U.S. Patent 6,449,689 (hereinafter Corcoran), and Naffziger et al., US patent application publication 2003/0135694.

7. With respect to claim 1, Shimoi teaches of a computer system comprising: a central processing unit (CPU) (fig. 1; item 16; column 8, lines 3 - 9); and

a cache memory, coupled to the CPU (fig. 1; item 28; column 8, lines 3 - 9), including: a main cache having a plurality of cache lines, each of the plurality of cache lines being compressible to form compressed cache lines to store additional data (fig. 4, 5, 7; column 10, lines 20 – 22; column 11, lines 2 – 11; where the cache memory (main cache) is divided into a non-compression data area and a compression data area. The logic block numbers (cache lines) #a, #b, #c, and #d are each compressed (not compressed cache lines) into a compression group. The compressed cache contains cache blocks 70-1 – 70-n (a compressed cache lines of cache lines));

a cache controller having compression logic to form the compressed cache line by combining a retrieved cache line with a companion cache line if the companion cache line is resident in the cache memory (fig. 4, 7, items 48, 50, 52; column 10, lines 7-15, line 61-column 11, line 12; the compression circuit receives each block (cache line) from the cache memory and compresses each block and stores them as a compression group (compressed cache line). As the individual blocks are located adjacent to one another, shown in fig. 7, and are compressed into the same group, they are "companion" lines).

Shimoi fails to specifically teach of a plurality of storage pools to hold a segment of the additional data for a compressed cache line.

However, Corcoran teaches of compressing data lines in a memory (fig. 2; column 4, lines 44 - 59) and a plurality of storage pools to hold a segment of the additional data for a compressed line (fig. 2; items 25; column 4, lines 44 - 49, and 60 - column 5, line 2; where any data blocks that fail to compress at least average will be partially stored in the overflow partition (storage pool)).

The combination of Shimoi and Corcoran fails to explicitly teach of combining a retrieved cache line having a first address comprising a first companion bit value with a companion cache line having a second address comprising a second companion bit value if the companion cache line is resident in the cache memory, wherein the second address differs from the first address by the second companion bit.

However, Naffziger teaches of combining a retrieved cache line having a first address comprising a first companion bit value with a companion cache line having a second address comprising a second companion bit value if the companion cache line is resident in the cache memory (fig. 4; paragraph 0011, 0056-0060; the address tag and way indicator makeup the address; the compression engine compresses the cache lines in a cache line group that are associated with a specific address tag).

wherein the second address differs from the first address by the second companion bit (fig. 4; paragraph 0011, 0057-0059; the ways identify the number of different cache lines that are referenced through the same address tag. Thus the addresses only vary by the way indicator (companion bit)).

It would have been obvious to one of ordinary skill in the art having the teachings of Shimoi and Corcoran at the time of the invention to incorporate the structure, and

methods of operation of a dual partitioned storage device, the first partition comprising a compressed data track/line area and the second partition comprising an overflow area corresponding to those compressed data tracks, from Corcoran into the already partitioned and compressed cache memory of Shimoi. The motivation for this would have been to provide a more efficient data compression system that does not waste storage space (Corcoran column 1, lines 33 – 41; column 2, lines 18-19).

It would have been obvious to one of ordinary skill in the art having the teachings of Shimoi, Corcoran, and Naffziger at the time of the invention to include the address tag and way indicator from Naffziger into the addressing of the cache lines of the combination of Shimoi and Corcoran. The motivation for this would have been to indicate where in each group is the stored cache line (Naffziger, paragraph 0059).

8. With respect to claim 15, Shimoi teaches of a cache memory comprising: a main cache having a plurality of cache lines, each of the plurality of cache lines being compressible to form compressed cache lines to store additional data (fig. 4, 5, 7; column 10, lines 20 – 22; column 11, lines 2 – 11; where the cache memory (main cache) is divided into a non-compression data area and a compression data area. The logic block numbers (cache lines) #a, #b, #c, and #d are each compressed (not compressed cache lines) into a compression group. The compressed cache contains cache blocks 70-1 – 70-n (a compressed cache lines of cache lines)).

wherein a cache line is compressed by combining a retrieved cache line with a companion cache line if the companion cache line is resident in the cache memory (fig. 4, 7; column 10, lines 7-15, line 61-column 11, line 12; the compression circuit receives

each block (cache line) from the cache memory and compresses each block and stores them as a compression group (compressed cache line));

Shimoi fails to specifically teach of a plurality of storage pools to hold a segment of the additional data for a compressed cache line.

However, Corcoran teaches of compressing data lines in a memory (fig. 2; column 4, lines 44 - 59) and a plurality of storage pools to hold a segment of the additional data for a compressed line (fig. 2; items 25; column 4, lines 44 - 49, and 60 - column 5, line 2; where any data blocks that fail to compress at least average will be partially stored in the overflow partition (storage pool)).

The combination of Shimoi and Corcoran fails to explicitly teach of combining a retrieved cache line having a first address comprising a first companion bit value with a companion cache line having a second address comprising a second companion bit value if the companion cache line is resident in the cache memory; wherein the second address differs from the first address by the second companion bit.

However, Naffziger teaches of combining a retrieved cache line having a first address comprising a first companion bit value with a companion cache line having a second address comprising a second companion bit value if the companion cache line is resident in the cache memory (fig. 4; paragraph 0011, 0056-0060; the address tag and way indicator makeup the address; the compression engine compresses the cache lines in a cache line group that are associated with a specific address tag)

wherein the second address differs from the first address by the second companion bit (fig. 4; paragraph 0011, 0057-0059; the ways identify the number of

different cache lines that are referenced through the same address tag. Thus the addresses only vary by the way indicator (companion bit)).

9. With respect to claim 24, Shimoi teaches of a method comprising: compressing one or more of a plurality of cache lines to form one or more compressed cache lines to store additional data by: storing a first component of the data in a main cache (fig. 4, 5, 7; column 10, lines 20 – 22; column 10, line 61 – column 11, line 12; where the cache memory (main cache) is divided into a non-compression data area and a compression data area. The logic block numbers (cache lines) #a, #b, #c, and #d are each compressed (not compressed cache lines) into a compression group. The cache blocks 68-1 – 68-4 are compressed into compression group 70-n)

combining a retrieved cache line with a companion cache line if the companion cache line is resident in a main cache (fig. 4, 7; column 10, lines 7-15, line 61-column 11, line 12; the compression circuit receives each block (cache line) from the cache memory and compresses each block and stores them as a compression group (compressed cache line));

Shimoi fails to specifically teach of storing a second component of the data in one or more of a plurality of storage pools.

However, Corcoran teaches of storing a first component of the data in a compressed memory (figs. 3A-C; column 5, lines 41 – 48; where the first portion of the compressed data is stored in a slot in the storage partition)

storing a second component of the data in one or more of a plurality of storage pools (figs. 3A-C; column 5, lines 41 - 48; where the second portion of the compressed data is stored in a slot in the overflow partition (storage pools)).

The combination of Shimoi and Corcoran fails to explicitly teach of combining a retrieved cache line having a first address comprising a first companion bit value with a companion cache line having a second address comprising a second companion bit value if the companion cache line is resident in the cache memory, wherein the second address differs from the first address by the second companion bit.

However, Naffziger teaches of combining a retrieved cache line having a first address comprising a first companion bit value with a companion cache line having the first address comprising a second companion bit value if the companion cache line is resident in the cache memory (fig. 4; paragraph 0011, 0056-0060 the address tag and way indicator makeup the address; the compression engine compresses the cache lines in a cache line group that are associated with a specific address tag).

wherein the second address differs from the first address by the second companion bit (fig. 4; paragraph 0011, 0057-0059; the ways identify the number of different cache lines that are referenced through the same address tag. Thus the addresses only vary by the way indicator (companion bit)).

10. With respect to claim 31, Shimoi teaches of a computer system comprising: a central processing unit (CPU) (fig. 1; item 16; column 8, lines 3 - 9); and

a cache memory, coupled to the CPU (fig. 1; item 28; column 8, lines 3 - 9), including: a main cache having a plurality of cache lines, each of the plurality of cache

Art Unit: 2186

lines being compressible to form compressed cache lines to store additional data (fig. 4, 5, 7; column 10, lines 20 – 22; column 11, lines 2 – 11; where the cache memory (main cache) is divided into a non-compression data area and a compression data area. The logic block numbers (cache lines) #a, #b, #c, and #d are each compressed (not compressed cache lines) into a compression group. The compressed cache contains cache blocks 70-1 - 70-n (a compressed cache lines of cache lines)), and

a main memory device coupled to the CPU (fig. 1; item 20; column 8, lines 3 - 9)

a cache controller having compression logic to form the compressed cache line by combining a cache line retrieved from the main memory device with a companion cache line if the companion cache line is resident in the cache memory (fig. 4, 7, items 48, 50, 52; column 10, lines 7-15, line 61-column 11, line 12; the compression circuit receives each block (cache line) and compresses each block and stores them as a compression group (compressed cache line)).

Shimoi fails to specifically teach of a plurality of storage pools to hold a segment of the additional data for a compressed cache line.

However, Corcoran teaches of compressing data lines in a memory (fig. 2; column 4, lines 44 - 59) and a plurality of storage pools to hold a segment of the additional data for a compressed line (fig. 2; items 25; column 4, lines 44 - 49, and 60 column 5, line 2; where any data blocks that fail to compress at least average will be partially stored in the overflow partition (storage pool)).

The combination of Shimoi and Corcoran fails to explicitly teach of combining a retrieved cache line having a first address comprising a first companion bit value with a Application/Control Number: 10/676,478

Art Unit: 2186

companion cache line having a second address comprising a second companion bit value if the companion cache line is resident in the cache memory, wherein the second address differs from the first address by the second companion bit.

However, Naffziger teaches of combining a retrieved cache line having a first address comprising a first companion bit value with a companion cache line having the first address comprising a second companion bit value if the companion cache line is resident in the cache memory (fig. 4; paragraph 0011, 0056-0060 the address tag and way indicator makeup the address; the compression engine compresses the cache lines in a cache line group that are associated with a specific address tag)

wherein the second address differs from the first address by the second companion bit (fig. 4; paragraph 0011, 0057-0059; the ways identify the number of different cache lines that are referenced through the same address tag. Thus the addresses only vary by the way indicator (companion bit)).

11. With respect to claims 2, 16, and 32, Shimoi, Corcoran, and Naffziger teach of all the limitations of the parent claim as discussed supra. Shimoi fails to specifically teach of wherein each of the plurality of storage pools include a plurality of fixed width storage fields.

However, Corcoran teaches of wherein each of the plurality of storage pools include a plurality of fixed width storage fields (fig. 2; column 4, lines 44 – 49; where the blocks are a fixed-size).

12. With respect to claims 3, 17, 25, and 33, Shimoi, Corcoran, and Naffziger teach of all the limitations of the parent claim as discussed supra. Shimoi teaches of a

plurality of cache lines (fig. 7, items 70-1 - 70-n). Shimoi fails to explicitly teach of wherein the plurality of cache lines are included within a plurality of sets.

However, Corcoran teaches of wherein the plurality of data lines are included within a plurality of sets (fig. 2, column 4, lines 44 – 49; where one or more tracks (sets) contain data blocks (lines) B1-Bx).

13. With respect to claims 8 and 21, Shimoi, Corcoran, and Naffziger teach of all the limitations of the parent claim as discussed supra. Shimoi fails to explicitly teach of wherein a storage pool is shared by two or more of the plurality of sets.

However, Corcoran teaches of wherein a storage pool is shared by two or more of the plurality of sets (fig. 1; column 5, lines 62 – 66; in response to an overflow situation, the controller finds empty slots in the overflow partition and provides the address of the slots where overflow data can be written. Therefore, the slots in the overflow partition are shared by all of the tracks (sets)).

14. With respect to claims 14 and 23, Shimoi, Corcoran, and Naffziger teach of all the limitations of the parent claim as discussed supra. Shimoi fails to explicitly teach of wherein a storage pool is shared by all of the plurality of sets.

However, Corcoran teaches of wherein a storage pool is shared by all of the plurality of sets (fig. 1; column 5, lines 62 - 66; in response to an overflow situation, the controller finds empty slots in the overflow partition and provides the address of the slots where overflow data can be written. Therefore, the slots in the overflow partition are shared by all of the tracks (sets)).

15. With respect to claim 10, Shimoi, Corcoran, and Naffziger teach of all the limitations of the parent claim as discussed supra. Shimoi teaches of a cache controller coupled to the cache memory (fig. 1; item 26; column 8, lines 3 - 9).

- 16. Claims 4 7, 9, 18 20, 22, and 26 30 rejected under 35 U.S.C. 103(a) as being unpatentable over Shimoi, Corcoran, and Naffziger as applied to claims 3, 8, 17, 21, and 25, respectively, and further in view of Obara U.S. Patent 6,115,787 (hereinafter Obara).
- 17. With respect to claims 4, 18, and 26, Shimoi, Corcoran, and Naffziger teach of all the limitations of the parent claim as discussed supra. The combination of Shimoi, Corcoran, and Naffziger fail to specifically teach of wherein a storage pool is allocated to each of the plurality of sets.

However, Obara teaches of wherein a storage pool is allocated to each of the plurality of sets (fig. 1; column 10, lines 41 – 59; where the second of each cache segment pair (storage pool) is used to store overflow data unable to be stored in the primary cache segment (set)).

It would have been obvious to one of ordinary skill in the art having the teachings of Shimoi, Corcoran, Naffziger, and Obara at the time of the invention to pair the overflow blocks in the combination of Shimoi, Corcoran, and Naffziger with individual tracks the way an overflow cache segment is paired with a primary cache segment in Obara. The motivation for this would have been to more efficiently operate the cache memory (Obara column 1, lines 10 - 26) by guaranteeing that a cache segment has space for an overflow if needed.

18. With respect to claims 6 and 20, Shimoi, Corcoran, and Naffziger teach of all the limitations of the parent claim as discussed supra. The combination of Shimoi and Corcoran fail to specifically teach of wherein multiple storage fields within each storage pool is allocated a line within one of the plurality of sets.

However, Obara teaches of wherein multiple storage fields within each storage pool is allocated a line within one of the plurality of sets (fig. 1; column 12, lines 11-43; where each block in the secondary cache segment (storage field) corresponds to a cache block (cache line) in the primary cache segment (set)).

The combination of Shimoi and Corcoran, and Obara are analogous arts as they are both in the same field of endeavor, storing compressed data in a cache memory. It would have been obvious to one of ordinary skill in the art having the teachings of Shimoi, Corcoran, and Obara at the time of the invention to link the overflow blocks to the cache storage blocks in the combination of Shimoi and Corcoran as is done in Obara. The motivation for this would have been to eliminate the need to store pointers in the cache memory to indicate the corresponding block, which takes up valuable space and overhead (Obara column 12, lines 29 - 43).

19. With respect to claim 7, the combination of Shimoi, Corcoran, Naffziger, and Obara teach of all the limitations of the parent claims as discussed supra. The combination of Shimoi, Corcoran, and Naffziger fail to specifically teach of wherein each storage field mapped to one of the plurality of sets is sorted according to a logical ordering.

However, Obara teaches of wherein each storage field mapped to one of the plurality of sets is sorted according to a logical ordering (fig. 1; column 12, lines 11-43; where each block in the secondary cache segment (storage field) is ordered to match the blocks (cache lines) in the primary cache segment (sets)).

- 20. With respect to claims 5, 19, and 27, the combination of Shimoi, Corcoran, Naffziger, and Obara teach of all the limitations of the parent claims as discussed supra. Corcoran teaches of wherein an indicator is associated with each storage field of a storage pool to indicate a line within one of the plurality of sets to which a storage field is assigned (fig. 2; column 4, lines 50 59; where the address pointers (indicators) are "associated" with the overflow slots (storage fields). By being stored in their data block (line) the address pointers "indicate" the data block within the track (set) that corresponds to the overflow slots).
- 21. With respect to claim 28, Shimoi, Corcoran, and Naffziger teach of all the limitations of the parent claim as discussed supra. The combination of Shimoi, Corcoran, and Naffziger fail to specifically teach of allocating a storage pool to a line within one of the plurality of sets.

However, Obara teaches of allocating a storage pool to a line within one of the plurality of sets (fig. 1; column 12, lines 11-43; where each block in the secondary cache segment (storage pool) corresponds to a cache block (cache line) in the primary cache segment (set)).

22. With respect to claim 29, the combination of Shimoi, Corcoran, Naffziger, and Obara teach of all the limitations of the parent claims as discussed supra. The

combination of Shimoi, Corcoran, and Naffziger fail to specifically teach of mapping each storage field to one of the plurality of sets.

However, Obara teaches of mapping each storage field to one of the plurality of sets (fig. 1; column 12, lines 11-43; where each block in the secondary cache segment (storage field) corresponds to a cache block (cache line) in the primary cache segment (set). Each cache block in the secondary cache segment (storage field) therefore is mapped to that primary cache segment (set)).

23. With respect to claims 9, and 22, the combination of Shimoi, Corcoran, and Naffziger teach of all the limitations of the parent claims as discussed supra. The combination of Shimoi, Corcoran, and Naffziger fails to specifically teach of wherein an indicator is associated with each line of a storage pool to indicate which of the plurality of sets to which a storage field is assigned.

However, Obara teaches of wherein an indicator is associated with each line of a storage pool to indicate which of the plurality of sets to which a storage field is assigned (figs. 1-4; column 11, lines 6 – 48; where the primary SGCB entry indicates the address for the primary cache segment (set) as well as the address for the secondary SGCB entry which in turn contains the address for the secondary cache segment (storage pool). The blocks (lines) within the secondary cache segment correspond to the same blocks (lines) within the primary cache segment; thereby being linked through the SGCB entries).

It would have been obvious to one of ordinary skill in the art having the teachings of Shimoi, Corcoran, Naffziger and Obara at the time of the invention to link the overflow

Art Unit: 2186

blocks to the cache storage blocks in the combination of Shimoi, Corcoran, and Naffziger by the SGCB entries as is done in Obara. The motivation for this would have been to eliminate the need to store pointers in the cache memory to indicate the corresponding block, which takes up valuable space and overhead (Obara column 12, lines 29 - 43).

24. With respect to claim 30, the combination of Shimoi, Corcoran, Naffziger, and Obara teach of all the limitations of the parent claims as discussed supra. The combination of Shimoi, Corcoran, and Naffziger fails to specifically teach of associating an indicator with each line of a storage pool to indicate which of the plurality of sets to which a storage field is assigned.

However, Obara teaches of associating an indicator with each line of a storage pool to indicate which of the plurality of sets to which a storage field is assigned (figs. 1-4; column 11, lines 6 – 48; where the primary SGCB entry indicates the address for the primary cache segment (set) as well as the address for the secondary SGCB entry which in turn contains the address for the secondary cache segment (storage pool). The blocks (lines) within the secondary cache segment correspond to the same blocks (lines) within the primary cache segment; thereby being linked through the SGCB entries).

25. Claims 11-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shimoi, Corcoran, and Naffziger as applied to claim 10 above, and further in view of Cypher, U.S. Patent 6,629,205 (hereinafter Cypher).

26. With respect to claim 11, Shimoi, Corcoran, and Naffziger teach of all the limitations of the parent claim as discussed supra. Shimoi teaches of a cache controller to accesses the cache (fig. 1; column 8, lines 3 - 9). Shimoi fails to explicitly teach of accessing cache lines and storage pools in parallel.

However, Cypher teaches of accessing different cache memory partitions in parallel (fig. 1; column 4, lines 39 – 50; column 7, lines 42 – 46; where the cache controller is capable of simultaneously accessing cache tags associated with different cache classes).

It would have been obvious to one of ordinary skill in the art having the teachings of Shimoi, Corcoran, Naffziger, and Cypher at the time of the invention to apply the concept and means for simultaneous accessing multiple cache memory partitions as taught in Cypher in the cache controller of the combination of Shimoi, Corcoran, and Naffziger. The motivation for this would have been to increase the snoop bandwidth, thus increasing the efficiency of the cache memory (Cypher column 2, lines 49–58).

27. With respect to claim 12, the combination of Shimoi, Corcoran, Naffziger, and Cypher teach of all the limitations of the parent claims as discussed supra. The combination of Shimoi, Corcoran, and Naffziger fails to explicitly teach of wherein accessing the cache lines and storage pools in parallel comprises the cache controller simultaneously dispatching set bits to the cache lines and storage pools.

Cypher also teaches of wherein accessing different cache memory partitions in parallel comprises simultaneously dispatching set bits to the different cache memory

partitions (figs. 4, 5; column 6, lines 13 – 23; where the controller concurrently conveys

Page 18

the index addresses (set bits) to the separate memory partitions).

28. With respect to claim 13, the combination of Shimoi, Corcoran, Naffziger, and

Cypher teach of all the limitations of the parent claims as discussed supra. Shimoi fails

to specifically teach of wherein the cache controller accesses the cache lines and

storage pools serially.

However, Corcoran teaches of wherein the controller accesses the data lines and

storage pools serially (figs. 1, 3a-c; column 5, lines 41 - 65; where the data is

compressed and too large to fit in only the slot in the storage partition. The 1st part of

the compressed data is stored in the storage partition and then the disk controller

locates an empty slot in the overflow partition and provides the address of the empty

slots. The remaining data is then stored in the overflow slots).

Response to Arguments

29. Applicant's arguments filed 1/25/2007 have been fully considered but they are

not persuasive. The applicant argues that Naffziger fails to teach of combining a

retrieved cache line having a first address comprising a first companion bit value with a

companion cache line having a second address comprising a second companion bit

value if the companion cache line is resident in the cache memory. The examiner

disagrees.

Paragraphs 0058-0059 of Naffziger teach of the cache memory storing cache

line groups which are associated a single address tag (part of the address) per group.

Art Unit: 2186

A way indicator (companion bit) indicates where in the group is a specific cache line.

These two parts make up an address. In paragraph 0060, Naffziger teaches of

compressing the cache line group if it is compressible. In doing this, the individual

cache lines (companion lines to each other) having the prior address makeup are

compressed. They are stored in the cache memory, and since they are compressed by

the compression engine, the cache lines must be retrieved from the cache to the engine

to do such.

Conclusion

30. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

31. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael Krofcheck whose telephone number is 571-272-8193. The examiner can normally be reached on Monday - Friday.

32. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/676,478

Business Center (EBC) at 866-217-9197 (toll-free).

Art Unit: 2186

33. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic

Michael Krofcheck

PIERRE BATAILLE PRIMARY EXAMINER

Page 20

4/16/07